Reliability has been an important consideration in designing modern circuits due to the nanometric scaling of CMOS technology. This paper proposes a reliability evaluation approach for logic circuits based on transient faults propagation metrics (TFPMs). In this approach, TFPMs of each nodes are calculated through reverse topological traversal of the target circuit by Boolean operations in parallel. Using these faults propagation features, the reliability of combinational circuits and full scan sequential circuits are evaluated efficiently. Experimental results and statistic analysis show the proposed approach can achieve about three orders of magnitude faster than Monte Carlo simulation (MCS) while maintaining accuracy.
Introduction
Due to the reduction in device feature size, soft errors (transient faults) induced by temporary environmental phenomena, such as external radiation or power supply noise are becoming an important concern in logic circuits [1] . As technology feature size shrinks, increased frequency and reduced supply voltage result in more transient faults being propagated to latches or primary outputs of circuits and creates more failures than before [2, 3] . Therefore, reliability evaluation approaches and soft error rate (SER) analysis of logic circuits are needed to meet the increasing demand on reliable design [4, 5] . The general definition of reliability is the probability of the correct functioning of a circuit, while SER has been used as a measure on the circuit's vulnerability under the influence of soft errors. Reliability evaluation techniques are generally believed to be essential at the core of an SER analysis, an SER analyzer usually considers some technologydependent factors such as the electrical masking and latching-window masking effects of transient faults [6] .
Recent reliability evaluators include some analytical approaches [7, 8] and simulation-based approaches [9] . The analytical evaluation can be suitable for small scale circuits with no loss of accuracy. While the circuit's scale becomes large, it becomes difficult to obtain an exact result because of the signal correlation in circuits. By contrast, the simulative approach such as MCS is based on fault injections and random pattern simulations, however, it requires a significantly long runtime. In this paper, we present a new approach to evaluate the reliability based on TFPMs. This approach evaluates reliability of circuits about three orders of magnitude faster than MCS while maintaining accuracy.
The paper is organized as follows. Section 2 introduces the concept and the calculation method of TFPMs. Section 3 discusses the proposed reliability evaluation approach. Section 4 presents experimental results. Finally, Section 5 concludes this paper.
Transient faults propagation metrics
When a transient fault occurs in a node of a circuit (i.e. the output of a logic gate) that is logically unsensitized, it is considered to be "logically masked". The difficulty in analyzing logic masking is the input space explosion problem when searching the different sensitized paths invoked by different input vectors [10]. TFPM-based analysis can help us to solve this problem efficiently and accurately.
In our paper, TFPM(G i |V j ) is used to express whether the transient fault which occurs at the output of gate G i can be propagated to the primary outputs of circuit for input vector V j . If the fault can be observed at any primary output, corresponds to TFPM ¼ 1; otherwise, TFPM ¼ 0 means that the fault will be logic masked under the stimulus of the certain input vector. TFPM(G i |V j ) can be exactly computed by reversing logic value of G i and simulating the circuit again through the fan-out of G i to observe if the change is propagated to any primary output. This algorithm has complexity Oðm 2 Þ for a circuit with m gates.
We show an approximate algorithm for TFPMs calculation which has only OðmÞ complexity in Fig. 1 . In circuit C17, each of the nodes (the outputs of NAND gates) is labeled by a 16-b logic value computed with sixteen random input vectors. The values of internal and output nodes are obtained by conventional functional simulation. We demonstrate the estimation process of TFPMs using the situation of input vector V 1 ¼ ð00111Þ as an example. Apparently, TFPMðG e jV 1 Þ ¼ TFPMðG f jV 1 Þ ¼ 1. Then the TFPMs are calculated in reverse topological order. For each node, a local TFPM is computed for its immediate subsequent gates (e.g. G s1 , G s2 …). The local TFPM for a certain fan-out branch is 1 only when all the other signal values of bypasses of this subsequent gate (e.g. G s1 ) are non-control values. This TFPM is then ANDed with the respective final TFPM of G s1 to produce the global TFPM of this node for the certain fan-out branch. The TFPMs for all fan-out branches are then ORed to produce the final TFPM for the node. The last step takes into account the fact that the transient fault occurred in a node can be observed for a certain input vector if it is observable along any of its fan-out branches. Table I shows the TFPM of node Y of a NAND (with two inputs X, Y and output Z) when the logic value of node X and the global TFPM of node Z are given.
As shown in Fig. 1 , the TFPM of node b, for instance, is derived by analyzing TFPMs for paths through nodes c and d respectively. The local TFPM of b for the gate through c is 0 because the value of bypass of G c is control value 0. When it is ANDed with the TFPM(G c |V 1 ), we get the global TFPM of b on paths through c is 0. Similarly, the local TFPM of b for the gate through d is 1 due to the value of node 5 is non-control value for NAND gate G d , and the global TFPM for paths through d is 1. We get the TFPM of b by ORing the TFPMs for paths through c and d, which yields 1. Fig. 1 shows 16-b TFPMs of each logic gates corresponding to 16 random input vectors. 
Reliability evaluation of logic circuits
The reliability of a combinational circuit is defined as the probability of the primary outputs with expected logic values. Given a large number of different input vectors, functional simulation and TFPM calculation method can be applied to evaluate the reliability of circuits. We compute the reliability by counting the number of input vectors that propagate the effects of transient faults to the primary outputs. For a sequence of T random input vectors V 1 ; V 2 ; . . . ; V T , all the T-bit signal values and TFPMs of each nodes can be obtained through two topological traversals of the target circuit: one to propagate signal values forward and the other to calculate TFPMs backward. Suppose that the logic gate has fault probability ¾, then the reliability of a circuit is given by
where ones(TFPMs(G i )) returns the number of 1s in TFPMs(G i ). The precision of this approach is limited by the required number of input vectors and the signal correlation if we employ the approximate algorithm for TFPMs calculation. These two problems, however, don't have serious effect on the accuracy of the evaluation results, and it can be seen in section 4.
Today, most sequential circuits are using scan design for testability by substituting scan flip-flops (SFFs) for common D flip-flops (DFFs), which is shown in Fig. 2 .
The adding for scan chain can help us to observe the signal values stored in flipflops. Based on this, the outputs and inputs of SFFs will be treated as the primary inputs and primary outputs of circuit respectively, therefore, we can extend our reliability approach to full scan sequential circuits. The proposed approach primarily considers logic masking effect, however the evaluation results can be enhanced by modeling technology-dependent factors such as the electrical and latching-window masking effects.
Experimental results
For validating the accuracy and efficiency of the TFPM-based evaluation approach, we compared it with some other reliability evaluation techniques. All experiments have been performed on the system equipped with a 2.4-GHz Pentium microprocessor and a 4 GB memory.
The proposed approach is initially compared with the exact algorithm, the PTM calculation and the stochastic computational models (SCM) on several small combinational circuits. We employ the approximate algorithm mentioned in section 2 to calculate TFPMs for nodes of circuits. For these five circuits, the full space of input vectors are used and they are assumed to be uniformly distributed. Table I shows the evaluated circuit reliability and the relative error (the ratio of the difference between the value and the accurate value over the latter) for a transient fault with " ¼ 0:05. As shown in Table II , our approach yields more accurate results.
The TFPM-based approach is further compared with MCS for reliability evaluation of ISCAS'85 and ISCAS'89 benchmarks. The results are shown in Table III and Table V respectively 
For MCS, the number of simulation runs is 500,000, by contrast, 64,000-b TFPMs are conducted of each nodes in our approach. It can be seen that the proposed approach achieves up to 1694x times speedup with less than 1.5% difference in terms of reliability results compared with MCS for ISCAS'85 circuits. The TFPM-based reliability of each circuit in Table III is obtained by calculating the mean of ten experimental results. In order to prove the accuracy and credibility of our results, we list ten experimental data for C432 in Table IV . The reliability of C432 is regarded as a random variable X. The value of each experiment r is a random sample from overall. X is approximate normal distribution, i.e., X $ Nð; 2 Þ. It can be concluded that X À S= ffiffi ffi n p $ tðn À 1Þ. Thus the confidence interval of ® is X AE S ffiffi ffi n p t =2 ðn À 1Þ
given the confidence level (1 À ). We can get x ¼ 0:9897 and s ¼ 3:02e-3 from Table IV . If the confidence level is 99%, the confidence interval of TFPM-based reliability is ð0:9866; 0:9928Þ, the corresponding maximal relative error is only 0.81% compared with MCS. Table V shows that our approach achieves up to 1326x times speedup while maintaining accuracy compared with MCS for these nine ISCAS'89 circuits. 
Conclusion
We propose a TFPM-based reliability evaluation approach which is about three orders of magnitude faster than the MCS while having an accuracy of about 99.4% for some benchmark circuits. Experimental results and the analysis of confidence interval estimation show the accuracy and efficiency of our approach.
